The Mealy and Moore machines studied in class are examples of Finite State Machines (FSMs). In general, a FSM has an input X which consists of a finite sequence of binary symbols. For example, the sequence X = X 1 , X 2 , X 3 , X 4 = 0010 consists of four binary symbols. As the name finite state machine implies, the machine has a finite number of states which can be represented by S A , S B , … , S K , for a total of n states. Finally, there is an output Z that consists of a finite sequence of binary symbols just as the input sequence X did.
It is convenient to represent a FSM by a state table such as the ones shown in Tables 1  and 2 below. Table 1 shows the state table of the Mealy machine studied in class which detected the input sequence 01 while Table 2 shows the state table of the Moore machine studied in class which also detected the sequence 01. In general the state table of Table 1  corresponds to a clocked Mealy sequential networks while the state table in Table 2 corresponds to a clocked Moore sequential networks as discussed in chapter 13, section 4 of the textbook. means that statements will be executed every time there is a level change of the signal state. So if state changes from a 0 to a 1 or a 1 to a 0, then the statements will be executed.
The last feature we will be using of Verilog is the case statement which can be viewed as a generalization of the if-then-else statement. The formal syntax of the case statement is:
case(x) 2'b00: statement 0; 2'b01: statement 1; 2'b10: statement 2; 2'b11: statement 3; default: statement default; endcase Here x is a 2-bit vector register that evaluates to one of the cases. Note that one does not need to define all the possible cases as any case not explicitly listed will evaluate to the default case. Also, if more than 4 cases are needed, then x would need to be a longer vector register.
We now consider how the case statement can be used to implement FSMs in Verilog. A behavioral module for the Mealy FSM described in Table 1 is shown in Table 3 . While only two states are needed, there is no problem if a longer vector register, which in this case could accommodate up to four states, is used. The FSM is initialized to state S 0 with an output of zero. Note that both the next-state changes on negative edge transitions of the clock while the output changes of both negative edge transitions of the clock or level changes of the input. Recall that the output of a Mealy machine are only valid when the clock is high. While it may seem redundant to include a second conditional to check the condition (x==1) after checking the condition (x==0), it is critical for the proper simulation of the FSM. This is because Verilog also allows the input signal x to assume the level x (the value we see as the output of a JK flip-flop when a simulation starts) and we do not want a level of x to change the state or output of the FSM. Note that the next-state transitions occurs on the negative edge of the clock while the output transitions occur on any change in either the state or input. Table 4 shows module main that will apply a stimulus pattern to the Mealy FSM described by the Verilog code in Table 3 . With the exception of declaring the 2-bit vector register state as a wire, the Verilog code is quite similar to that used to simulate this example in class. Figure 1 shows the timing diagram that results from running the modules main and state. initial begin $monitor($time,,"clock=%b x=%b state=%b | z=%b", ck,x,state,z); #00 x=1; #25 x=0; #20 x=0; #20 x=1; #20 x=0; #20 x=1; #20 x=1; #20 x=0; #20 x=0; #20 x=1; #20 $finish; end endmodule
The Verilog code for a behavioral module of the Moore FSM described in Table 2 is shown in Table 5 . Note that the second case statement used to compute the output is not a function of the input. Since the name and parameters of the modules used to implement the Mealy and Moore FSM is the same, the module main can be used to simulate both of them. Figure 2 shows the timing diagram that results from running the modules main and state for the Moore FSM. Finally, we note that the outputs for the Mealy and Moore FSMs both detect the output 01, just as the Mealy and Moore JK flip-flop sequential networks did in class and produce identical results when taking into account the initialization of the JK flip-flop circuits. Table 2 .
